



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/308,032	08/13/1999	BART DIERICKX	16820.P380	5620
75	90 01/23/2006	EXAMINER		
Daniel E. Ovanezian			AGGARWAL, YOGESH K	
Blakely, Sokolo	ff, Taylor & Zafman LLP			
Seventh Floor	•	ART UNIT	PAPER NUMBER	
12400 Wilshire	Boulevard	2615		
Los Angeles, CA 90025			DATE MAILED: 01/23/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applic	ation No.	Applicant(s)	
Office Action Summary		09/30	8,032	DIERICKX ET AL.	
		Exami	ner	Art Unit	
		Yoges	h K. Aggarwal	2615	
The M Period for Reply	AILING DATE of this commun	ication appears on	the cover sheet w	ith the correspondence ac	idress
WHICHEVEF - Extensions of tir after SIX (6) MC - If NO period for - Failure to reply v Any reply receiv	ED STATUTORY PERIOD F R IS LONGER, FROM THE M me may be available under the provisions NTHS from the mailing date of this common reply is specified above, the maximum st within the set or extended period for reply ed by the Office later than three months form adjustment. See 37 CFR 1.704(b).	AALLING DATE OF of 37 CFR 1.136(a). In n nunication. atutory period will apply ar will, by statute, cause the	THIS COMMUNIO o event, however, may a red and will expire SIX (6) MON application to become AB	CATION. reply be timely filed NTHS from the mailing date of this c BANDONED (35 U.S.C. § 133).	,
Status					
2a)⊠ This ac 3)□ Since t	nsive to communication(s) file tion is FINAL . his application is in condition in accordance with the practi	2b)⊡ This action for allowance exc	is non-final. ept for formal mat	• •	e ments is
Disposition of C	laims				
4a) Of t 5)	s) 3 and 4 is/are pending in the above claim(s) is/as is/are allowed. s) 3.4 is/are rejected. s) is/are objected to. s) are subject to restricters ecification is objected to by the wing(s) filed on is/are int may not request that any objected to as is/are into the wing of	e Examiner. are withdrawn from	n requirement. r b)□ objected to	<u>-</u>	
	ement drawing sheet(s) including h or declaration is objected to		•	• •	` '
Priority under 3		by the Examiner	Trote the attached	d Office Action of form	10-102.
12) Acknow a) All 1. C 2. C 3. C	eledgment is made of a claim b) Some * c) None of: Certified copies of the priority Certified copies of the priority Copies of the certified copies application from the International Copies detailed Office actional Copies action	documents have I documents have I of the priority docu nal Bureau (PCT	peen received. peen received in A uments have been Rule 17.2(a)).	Application No received in this National	Stage
Attachment(s)	cited (DTO 2000)		6 □		
2) 🔲 Notice of Drafts	rences Cited (PTO-892) sperson's Patent Drawing Review (F sclosure Statement(s) (PTO-1449 or ail Date		Paper No(Summary (PTO-413) s)/Mail Date informal Patent Application (PTO 	O-152)

Application/Control Number: 09/308,032 Page 2

Art Unit: 2615

Response to Arguments

1. Applicant's arguments filed 08/25/2005 have been fully considered but they are not persuasive.

Examiner's response:

- 2. Applicant argues with regards to claim 3 that Hashimoto et al. does not disclose or suggest an image sensor having "all the pixels of one column of the array being connected to at least one common pixel output line". **The Examiner respectfully disagrees**. Figure 16A shows one pixel (e.g. pixel S1) in each column (e.g. column one), each column being connected to one common output line. This is for illustrative purposes only (i.e. for pixels arranged in a line). Figures 5, 7 and 9 clearly show more than one pixel in each column (The whole array is arranged in a matrix form), wherein each column is being connected to one common output line.
- 3. Applicant further argues that "col. 20 lines 41-43 which discloses that the switches SW1 to SWn respectively receive sensor signals S1 to Sn from photosensors S1 to Sn arranged in a line or a matrix form." In particular, this passage of Hashimoto discloses that even if a matrix is used, the number of switches equals the number of photosensors, i.e., there are no common column lines with which a switch would be shared among several photosensors. In the implementation illustrated by Figure 16A of Hashimoto, the photosensors are arranged in line form. However, if they would be arranged in matrix form, then Hashimoto teaches having one switch SWj for every photosensor Sj, i.e., having as many switches as there are photosensors.

 The Examiner respectfully disagrees. Figure 5 illustrates essentially the same kind of switch SW1 (SW1 comprises transistors labeled as 36-1, 36-2, 37-1, 37-3) as shown in figure 18 and wherein each column comprising more than one pixel per column is connected to

Art Unit: 2615

only one switch (SW1). As such for each common column a switch is shared among several photosensors. Therefore as shown in figure 16a and 18 and as suggested by Hashimoto in column 20 lines 41-43 the switches SW1 to SWn respectively receive sensor signals S1 to Sn from photosensors S1 to Sn arranged in a line or a matrix form.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 3 and 4 are rejected under 35 U.S.C. 102(b) as being anticipated by (USPN 5,311,320 to Hashimoto).

In regards to claim 3 Hashimoto discloses an image sensor comprising an array of columns and rows of pixels (e.g., column 20, lines 42-43 wherein Hashimoto discloses the pixels are arranged in a matrix form, or array), all of the pixels of one column of the array being connected to at least one common pixel output line (e.g., Fig. 16A, wherein each column would have a common pixel output line in the matrix form as would be recognized by one skilled in the art at the time of the invention) having at least one memory element (e.g., element E of Fig. 16A, column 22, lines 14-38; elements C11 and C12 of Fig. 18) and at least one column output amplifier (e.g., elements A1 – An of Fig. 16A), each common pixel output line being divided through switches (e.g., elements 301A and 303A of Fig. 18) into at least two parallel circuits having said memory element (e.g., Fig. 18), the two parallel circuit being connected through a switch (e.g., elements 302A and 304A of Fig. 18) with the same input of said column amplifying

Art Unit: 2615

element (e.g., the output of transistors 302A and 304A goes to the column amplifier element A1 as shown in Fig. 18), said column amplifying elements and the common output amplifier (e.g., element 14A of Fig. 16A) being connected by a single bus (e.g., element 101A of Fig. 16A, wherein there is further a switch between said column amplifying element and said bus (e.g., elements T1 – TN of Fig. 16A), and wherein the image sensor is a CMOS or MOS device (e.g., Figs. 16A and 18).

In regards to claim 4 Hashimoto discloses an image sensor as recited in claim 3, wherein both circuits have memory elements (e.g., elements C11 and C12 of Fig. 18).

Conclusion

4. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yogesh K. Aggarwal whose telephone number is (571) 272-7360. The examiner can normally be reached on M-F 9:00AM-5:30PM.

Application/Control Number: 09/308,032

Art Unit: 2615

5. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Ometz can be reached on (571)-272-7593. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Page 5

6. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

YKA January 15, 2006

DAVID OMETA
SUPERVISORY PATENT EXAMINER